Improving the Breakdown Voltage, ON–resistance, and Gate–charge of InGaAs LDMOS Power Transistorsr

Recently, a lateral double diffused metal-oxide-semiconductor (LDMOS) using In0.53Ga0.47As having an extended–p+ (ep+) body has been shown to be better than a conventional silicon  based LDMOS. In this paper, we show that using a stepped gate (SG) for the InGaAs LDMOS, a significantly improved performance can be
achieved than using an extended–p+ body for the InGaAs LDMOS. The proposed device has three steps with the gate oxide thickness increasing from the source to the drain. The stepped gate oxide has the following advantages: a good gate control is achieved because of the smaller oxide thickness near the source, lesser gate to drain  capacitance is possible due to the greater oxide thickness near the drain and the ON–resistance decreases as a consequence of  increased drift region doping which is possible due to the increased  thickness of the gate oxide over the drift region. The large mobility  of electrons in InGaAs also enhances the current flow and reduces the ON–resistance. Based on 2-D device simulation results, we show that the SG LDMOS using InGaAs exhibits 49.7 % improvement in the breakdown voltage, 43.8 % improvement in ON– resistance, 105.0 % improvement in the range of transconductance, 33.6 % improvement in gate charge and 60.1 % improvement in switching speed as compared to an LDMOS using InGaAS with buried–p+ body.

The complete paper can be downloaded from

This entry was posted in Abstracts of my Research Work and tagged , , , . Bookmark the permalink.

I value your feedback. Please feel free to comment.

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s