Nanoscale SOI-MOSFETs with Electrically Induced Source/Drain Extension: Novel attributes and Design considerations for Suppressed Short-channel Effects

Design considerations for a below 100 nm channel length SOI MOSFET  with electrically induced shallow source/drain junctions are presented. Our  simulation results demonstrate that the application of induced source/drain  extensions to the SOI MOSFET will successfully control the SCEs and improve the breakdown voltage even for channel lengths less than 50 nm.  We conclude that if the side gate length equals the main gate length, the hot  electron effect diminishes optimally.
© 2005 Elsevier Ltd. All rights reserved.
Keywords: Electrically shallow junction; Insulated gate field effect transistor; Short-channel effects (SCEs); Silicon-on-insulator (SOI) MOSFET; Threshold voltage; Hot electron effect; Two-dimensional (2-D) simulation

The above paper can be downloaded from http://web.iitd.ac.in/~mamidala/id11.htm

This entry was posted in Abstracts of my Research Work and tagged , , , , . Bookmark the permalink.

I value your feedback. Please feel free to comment.

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s