Comprehensive Approach to Modeling Threshold Voltage of Nanoscale Strained Silicon SOI MOSFETs

A comprehensive approach for modeling the threshold voltage of nanoscale  strained silicon-on-insulator (SSOI) and strained Si-on-SiGe-on-insulator  (SSGOI) MOSFETs is presented. The model includes the effect of strain in  terms of Ge mole fraction and various other device parameters—channel  length, channel doping, strained silicon film thickness, gate oxide thickness  and gate work function. The accuracy of the proposed threshold voltage model is verified using two-dimensional numerical simulations. We have also  demonstrated that our model can accurately predict the DIBL effects.
Keywords Strained silicon · Silicon-on-insulator · MOSFET · Threshold voltage · Modeling and simulation

The above paper can be downloaded from http://web.iitd.ac.in/~mamidala/id11.htm

This entry was posted in Abstracts of my Research Work and tagged , , , , , . Bookmark the permalink.

I value your feedback. Please feel free to comment.

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s