A Simple Analytical Threshold Voltage Model of Nanoscale Fully Depleted Single-Layer Strained-Silicon-on-Insulator (SSOI) MOSFETs

Abstract—A grounded lamination gate (GLG) structure for high-κ gate- dielectric MOSFETs is proposed, with grounded metal plates in the spacer  oxide region. Two-dimensional device simulations performed on the new  structure demonstrate a significant improvement with respect to the threshold  voltage roll-off with increasing gate-dielectric constant (due to parasitic internal  fringe capacitance), keeping the equivalent oxide thickness same. A simple fabrication procedure for the GLG MOSFET is also presented.
Index Terms—High-κ gate dielectric, internal fringe capacitance, MOSFET, silicon-on-insulator (SOI), simulation, threshold voltage.

The above paper can be downloaded from http://web.iitd.ac.in/~mamidala/id11.htm

This entry was posted in Abstracts of my Research Work and tagged , , , , , . Bookmark the permalink.

I value your feedback. Please feel free to comment.

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s