Elimination of bipolar induced drain breakdown and single transistor latch in submicron PD SOI MOSFETs

—For the first time, we report the combined application of a SiGe source and a delta-doped p + region  in a PD SOI MOSFET to minimize the impact of floating body effect on both the drain breakdown  voltage and the single transistor latch. Our results demonstrate that the proposed SOI structure  exhibits as large as 200% improvement in the breakdown voltage and is completely immune to single transistor latch when compared to the conventional SOI MOSFET thus improving the  reliability of these structures in VLSI applications.

Index Terms—CMOS reliability, drain breakdown, floating body effect, single transistor latch, SOI MOSFET.

This paper can be downloaded from http://web.iitd.ac.in/~mamidala/id11.htm

This entry was posted in Abstracts of my Research Work and tagged , , , . Bookmark the permalink.

I value your feedback. Please feel free to comment.

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )


Connecting to %s